No description
Find a file
2025-06-26 21:16:51 +02:00
docs Begin implementing symbols 2025-06-02 15:03:57 +02:00
EEPROM Add EEPROM dump and readme 2025-06-06 13:43:32 +02:00
ext Replace footprints for res/caps with mixed SMD/THT 2025-06-12 22:51:46 +02:00
gerbers Update gerbers 2025-06-24 18:42:55 +02:00
pics Add EEPROM dump and readme 2025-06-06 13:43:32 +02:00
PLD Add reversed PLD files 2025-06-04 13:55:02 +02:00
.gitignore Initial commit 2025-06-02 06:54:38 +00:00
fp-lib-table Begin implementing symbols 2025-06-02 15:03:57 +02:00
PowerReplay.kicad_pcb Update silkscreen 2025-06-26 21:16:51 +02:00
PowerReplay.kicad_pro Update the pcb, create gerbers 2025-06-24 17:04:22 +02:00
PowerReplay.kicad_sch Update the pcb, create gerbers 2025-06-24 17:04:22 +02:00
PowerReplay.pdf Add EEPROM dump and readme 2025-06-06 13:43:32 +02:00
README.md Removed assembled PCB from README 2025-06-06 13:44:41 +02:00
sym-lib-table Begin implementing symbols 2025-06-02 15:03:57 +02:00

PS1 Power Replay Datel clone - RE Notes

Introduction

I found one of these cloned Datel cheat carts for PlayStation 1 in a box of junk at a flea market. I decided to reverse engineer it just for fun, and maybe to build a better variant of it.

Screenshot of the traced PCB

Notes

The PCB was fully disassembled, scanned, and traced to reconstruct the schematic. It's a simple dual-layer board containing a diode, a PLD, an EEPROM and a transceiver, plus a few passives.

Power regulation

While the PCB has provisions to fit a 78L05 voltage regulator plus filter caps, the actual regulation on this board was cheaply hacked together using a 5.1V Zener plus a 150 ohm resistor for current limiting.

EEPROM size

The EEPROM used on this board is a PLCC AM29F010, 128KB. The Board is wired in a way that a 29F020 can be installed and the a second bank of 128KB used.

PLD

A GAL16V8B provides signal decoding to enable the transceiver, EEPROM, read the state of the STROBE signal on the DSUB-25 connector and of the sliding switch.

This IC was protected on my board, so I proceeded with an analysis of the signals and their combinations. The results can be seen in the PLD directory, and have not been tested yet. Interestingly, while connected, the A20 line seems to be ignored in all the calculations performed by this PLD.